

Vivado-Instalacija programa

Instalacija je dostupna za slobodno preuzimanje sa sledećeg linka:

<https://www.xilinx.com/support/download.html>

Napomena:

Vivado ne podržava 32-bitne procesore.



Xilinx Unified Installer 2020.2: Windows Self Extracting Web Installer (EXE - 248.44 MB)

MD5 SUM Value : 102bb67c6806a6667dc7176be7997475

Download Verification

Digests

Signature

Public Key

Bira se Vivado

Select Product to Install

Select a product to continue installation. You will be able to customize the content in the next page.

XILINX.

- Vitis
Installs Vitis Core Development Kit for embedded software and application acceleration development on Xilinx platforms. Vitis installation includes Vivado Design Suite.
- Vivado
Includes the full complement of Vivado Design Suite tools for design, including C-based design with Vivado High-Level Synthesis, Implementation, verification and device programming. Complete device support, cable driver, and Document Navigator included.
- On-Premises Install for Cloud Deployments
Install on-premises version of tools for cloud deployments.
- BootGen
Installs BootGen for creating bootable images targeting Xilinx SoCs and FPGAs.
- Lab Edition
Installs only the Xilinx Vivado Lab Edition. This standalone product includes the Vivado Device Programmer and Vivado Logic Analyzer tools.
- Hardware Server
Installs hardware server and JTAG cable drivers for remote debugging.
- Documentation Navigator (Standalone)
Xilinx Documentation Navigator (DocNav) provides access to Xilinx technical documentation both on the Web and on the Desktop. This is a standalone installation without Vivado Design Suite.

Bira se Vivado HL WebPACK

Select Edition to Install

Select an edition to continue installation. You will be able to customize the content in the next page.

Vivado HL WebPACK

Vivado HL WebPACK is the no-cost, device limited version of Vivado HL Design Edition. Users can optionally add Model Composer and System Generator for DSP to this installation.

Vivado HL Design Edition

Vivado HL Design Edition includes the full complement of Vivado Design Suite tools for design, including C-based design with Vivado High-Level Synthesis, Implementation, Verification and Device Programming. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add Model Composer to this installation.

Vivado HL System Edition

Vivado HL System Edition is a superset of Vivado HL Design Edition with the addition of System Generator for DSP. Complete device support, cable drivers and Documentation Navigator are included. Users can optionally add Model Composer to this installation.

Documentation Navigator (Standalone)

Xilinx Documentation Navigator (DocNav) provides access to Xilinx technical documentation both on the Web and on the Desktop. This is a standalone installation without Vivado Design Suite.

Copyright © 1986-2018 Xilinx, Inc. All rights reserved.

[« Back](#) [Next »](#) [Cancel](#)

U podrazumevanoj instalaciji Vivado IDE-a nema podrške za PINQ ploče.

Link za preuzimanje datoteka za PINQ ploču:
<https://vvv.tul.com.tv/productspink-z2.html>

Power

- Powered from USB or 7V-15V external power source

Downloads

- PYNQ-Z2 User Manual (PDF)

- PYNQ-Z2 Boot Image

- 1. V2.3

- 2. V2.4

- 3. V2.5

PLEASE
DOWNLOAD
THESE

- PYNQ-Z2 Board File (for Pmod IP support please refere here)

- Master XDC

- Protective Acrylic Case (PDF)

- Zynq Datasheet (PDF)

- Zynq Manual (PDF)

- Schematics (PDF)

OPTIONAL

Preuzete datoteke za plocu, kopiraju se na:

<Xilinx installation directory>\Vivado\<version>\data\boards\board_files

↑ This PC > HDD (E) > Xilinx > Vivado > 2019.1 > data > boards > board_files

The screenshot shows a Windows file explorer window with the following details:

- Path:** This PC > HDD (E) > Xilinx > Vivado > 2019.1 > data > boards > board_files
- File List:**

	Name	Date modified	Type	Size
cess	kcu1500	09/11/2020 12:50 am	File folder	
o	li-imx274-mipi	09/11/2020 12:32 am	File folder	
ads	pico_m505	09/11/2020 12:41 am	File folder	
ents	pynq-z2	09/11/2020 2:09 am	File folder	
l	sp701	09/11/2020 12:54 am	File folder	
l	vc707	09/11/2020 1:15 am	File folder	
l	vc709	09/11/2020 1:15 am	File folder	
l	vcu108	09/11/2020 12:35 am	File folder	
l	vcu110	09/11/2020 12:35 am	File folder	
l	vcu118	09/11/2020 1:28 am	File folder	

Pokretanje programa

- Windows, dupli klik na ikonu
- Linux, Ubuntu 20.04

Kao super user:

```
source settings64.sh
```

```
vivado
```



Quick Start

- [Create Project >](#)
- [Open Project >](#)
- [Open Example Project >](#)



Recent Projects

- project_1**
C:/Users/Praksa 2/project_1
- project_2**
C:/Users/Praksa 2/button_jed/project_2


Tasks

- [Manage IP >](#)
- [Open Hardware Manager >](#)
- [XHub Stores >](#)

Learning Center

- [Documentation and Tutorials >](#)
- [Quick Take Videos >](#)
- [Release Notes Guide >](#)

Create Project





Create a New Vivado Project

This wizard will guide you through the creation of a new project.

To create a Vivado project you will need to provide a name and a location for your project files. Next, you will specify the type of flow you'll be working with. Finally, you will specify your project sources and choose a default part.



< Back

Next >

Finish

Cancel



Project Name

Enter a name for your project and specify a directory where the project data files will be stored.



Project name:



Project location:

Create project subdirectory

Project will be created at: E:/Xilinx/repos/pynqz2-tutorial



< Back

Next >

Finish

Cancel

Project Name

Enter a name for your project and specify a directory where the project data files will be stored.



Project name:



Project location:



Create project subdirectory

Project will be created at: E:/Xilinx/repos/pynqz2-tutorial



< Back

Next >

Finish

Cancel



New Project



Default Part

Choose a default Xilinx part or board for your project.



Parts

Boards[Reset All Filters](#)[Update Board Repositories](#)Vendor: AllName: AllBoard Rev: LatestSearch:

Display Name	Preview	Vendor	File Version	Part
Alpha-Data ADM-PCIE-7V3		alpha-data.com	1.1	xc7vx690tffg1761-2
Kintex-Ultrascale Alphadata board		alpha-data.com	1.0	xcku060-ffva0040-1
ZedBoard Zynq Evaluation and Development Kit Add Daughter Card Connections		em.avnet.com	1.4	xc7z020clg484-2
pynq-z2		tul.com.tw	1.0	xc7z020clg484-2
Artix-7 AC701 Evaluation Platform		xilinx.com	1.4	xc7a200tfba644-2



< Back

Next >

Finish

Cancel

project_1 - [C:/Users/Praksa 2/project_1/project_1.xpr] - Vivado 2020.2

Synthesis and Implementation Out-of-date [details](#)

Default Layout

File Edit Flow Tools Reports Window Layout View Help Quick Access

FlowNavigator PROJECT MANAGER - project_1

PROJECT MANAGER - project_1

Sources

Design Sources (1)

- top (top.v)

Constraints (1)

Simulation Sources (1)

Utility Sources

Settings

- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Project Summary

Overview | Dashboard

Settings Edit

Project name: project_1
Project location: C:/Users/Praksa 2/project_1
Product family: Zynq-7000
Project part: pynq-z2 (xc7z020clg400-1)
Top module name: top
Target language: Verilog
Simulator language: Mixed

Board Part

Display name: pynq-z2
Board part name: tul.com.tw:pynq-z2:part0:1.0
Board revision: 1.0
Connectors: No connections
Repository path: D:/Xilinx/Vivado/2020.2/data/boards/board_files
URL: <http://www.tul.com.tw>
Board overview: pynq-z2

Tcl Console Messages Log Reports Design Runs

Status: Complete
Messages: No errors or warnings
Part: xc7z020clg400-1

Status: Complete
Messages: 3 warnings
Part: xc7z020clg400-1

Summary | Route Status

Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strategy Report Strategy

Kreiranje modula

Na „Sources“ kliknite desnim tasterom miša na „Design Sources“, zatim kliknite na „Add sources“.

File Navigator Help ?

PROJECT MANAGER - pynqz2-tutorial

Sources

Design Constraints Simulation IP Hierarchy Utility

Add Sources

Language Templates

IP Catalog

Project Summary

Overview | Dashboard

Settings Edit

Project name: pynqz2-tutorial

Project location: E:/Xilinx/repos/pynqz2-tutorial

Product family: Zynq-7000

Project part: pynq-z2 (xc7z020clg400-1)

Top module name: Not defined

Target language: Verilog

Simulator language: Mixed

Board Part

Display name: pynq-z2

Board part name: tul.com.tw:pynq-z2:part0:1.0


Board revision: 1.0

Select an object to see properties


Run Simulation

Open Elaborated Design

Biramo „Add or create design sources“
i klik „Next“



„Create File“



File Edit Flow Tools Reports Window Layout View Help Q Quick Access Ready Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

PROJECT MANAGER - led_button

Sources

- Design Sources (1)
- Constraints
- Simulation Sources (1)
 - sim_1 (1)
- Utility Sources

Updating

Project Summary

Overview | Dashboard

Settings Edit

Project name: led_button
 Project location: C:/Users/Praksa 2/button_led/led_button
 Product family: Zynq-7000

Define Module

Define a module and specify I/O Ports to add to your source file.
 For each port specified:
 MSB and LSB values will be ignored unless its Bus column is checked.
 Ports with blank names will not be written.

Module Definition

Module name: button_led

I/O Port Definitions

Port Name	Direction	Bus	MSB	LSB
input	input	<input type="checkbox"/>	0	0

OK Cancel

Hierarchy Libraries Compile Order

Constraint Set Properties

constrs_1

Default directory: C:/Users/Praksa 2/button_led/led_button/led_but

File count: 0

Format: XDC

Target constraint file:

Active

General Properties

Part: xc7z020clg400-1

Implementation

Status: Not started
 Messages: No errors or warnings
 Part: xc7z020clg400-1

Tcl Console Messages Log Reports Design Runs

Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strategy Report Strategy

synth_1	constrs_1	Not started												Vivado Synthesis Defaults (Vivado Synthesis 2020)	Vivado Synthesis Default Reports (Vivado Synthesis 2020)
impl_1	constrs_1	Not started												Vivado Implementation Defaults (Vivado Implementation 2020)	Vivado Implementation Default Reports (Vivado Implementation 2020)

Default Layout

8:47 AM ENG 19-Apr-21

PROJECT MANAGER - led_button

Sources

Design Sources (1)
button_led (button_led.v)

Constraints (1)
constrs_1 (1)
button_led_constraints.xdc

Simulation Sources (1)

Utility Sources

Hierarchy Libraries Compile Order

Source File Properties

button_led.v

Enabled

Location: C:/Users/Praksa 2/button_led/led_button/led_button.srcts/sources_1/n

Type: Verilog

Library: xil_defaultlib

Size: 0.7 KB

Modified: Today at 11:08:43 AM

General Properties

Project Summary button_led.v button_led_constraints.xdc

C:/Users/Praksa 2/button_led/led_button/led_button.srcts/sources_1/new/button_led.v

```
4 // Engineer:  
5 //  
6 // Create Date: 04/19/2021 08:49:01 AM  
7 // Design Name:  
8 // Module Name: button_led  
9 // Project Name:  
10 // Target Devices:  
11 // Tool Versions:  
12 // Description:  
13 //  
14 // Dependencies:  
15 //  
16 // Revision:  
17 // Revision 0.01 - File Created  
18 // Additional Comments:  
19 //  
20 ///////////////////////////////////////////////////////////////////  
21  
22  
23 module button_led(input button0, input button1, input button2, input button3,  
24 output led0, output led1, output led2, output led3);  
25  
26 assign led0 = button0;  
27 assign led1 = button1;  
28 assign led2 = button2;  
29 assign led3 = button3;  
30  
31  
32 endmodule  
33
```

Tcl Console Messages Log Reports Design Runs

Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strategy Report Strategy

led_button - [C:/Users/Praksa 2/button_led/led_button/led_button.xpr] - Vivado 2020.2

File Edit Flow Tools Reports Window Layout View Help Quick Access

Default Layout

PROJECT MANAGER - led_button

FlowNavigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Sources

Design Sources (1)
button_led (button_led.v)

Constraints

Simulation Sources (1)
sim_1 (1)
button_led (button_led.v)

Utility Sources

Project Summary | button_led.v

C:/Users/Praksa 2/button_led/led_button/led_button.srzs/sources_1/new/button_led.v

Add Sources

VIVADO HLx Editions

Add Sources

This guides you through the process of adding and creating sources for your project

Add or create constraints

Add or create design sources

Add or create simulation sources

XILINX

Constraint Set Properties

constrs_1

Default directory: C:/Users/Praksa 2/button_

File count: 0

Format: XDC

Target constraint file:

Active

General Properties

Tcl Console Messages Log Reports

Name Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAM URAM DSP Start Elapsed Run Strategy Report Strategy


synth_1	constrs_1	synth_design Complete!	0	0	0.0	0	0	4/19/2020 00:05:58	Vivado Synthesis Defaults (Vivado Synthesis 2020)	Vivado Synthesis Default Reports (Vivado Synthesis 2020)
impl_1	constrs_1	Not started							Vivado Implementation Defaults (Vivado Implementation 2020)	Vivado Implementation Default Reports (Vivado Implementation 2020)

Activate Windows
Go to Settings to activate Windows.


Specify and/or create source files to add to the project

11:10 AM 19-Apr-21


U „Add sources“ biramo „Add or create constraints“ i klinknemo „Next“




Definisemo pinove




Run Synthesis




Run Implementation



Generisanje Bitstream i programirajte FPGA



Open target, zatim Auto Connect



HARDWARE MANAGER - localhost/xilinx_tcf/Xilinx/1234-tulA

i No hardware target is open. [Open target](#)


Hardware	
Name	Status
localhost (1)	Connected
xilinx_tcf/Xilinx/1234-tulA	Closed

Properties	

HARDWARE MANAGER - localhost/xilinx_tcf/Xilinx/1234-tulA

i There are no debug cores. [Program device](#) [Refresh device](#)

Hardware		?	-	×	
		Q	≡	☰	⚙️
Name		Status			
localhost (1)		Connected			
xilinx_tcf/Xilinx/1234-tulA (2)		Open			
arm_dap_0 (0)		N/A			
xc7z020_1 (1)		Not programmed			
XADC (System Monitor)					



Select a bitstream programming file and download it to your hardware device. You can optionally select a debug probes file that corresponds to the debug cores contained in the bitstream programming file.



Bitstream file:

Praksa 2/button_led/led_button/led_button.runs/impl_1/button_led.bit



Debug probes file:




Enable end of startup check



Program

Cancel



Program moze da se testira!
Klik na taster, ukljucuje se LED!