

LogiSim

Logisim

- <http://www.cburch.com/logisim/>

Logisim

a graphical tool for designing and simulating logic circuits

Download

Documentation

Release History

Q & A

Comments

Links

[de] Deutsch


[el] Ελληνικά

[en] English

[es] español

[pt] Português

[ru] Русский




Screen shot of Logisim 2.7.0

Note: Further Logisim development is suspended indefinitely. [\[More information\]](#) (11 Oct 2014)

Logisim is an educational tool for designing and simulating digital logic circuits. With its simple tool simulation of circuits as you build them, it is simple enough to facilitate learning the most basic conce


Logisim

- Pokretanje pod Win jednostavnim klikom na Logisim.exe
- Pokretanje pod Linuxom(Ubuntu)
- `java -jar logisimxxx.jar`




Kreiranje novog projekta

Logisim





File Edit Project Simulate Window Help

- New Ctrl+N
- Open... Ctrl+O
- Open Recent
- Close Ctrl+Shift+W
- Save Ctrl+S
- Save As... Ctrl+Shift+S
- Export Image
- Print... Ctrl+P
- Preferences...
- Exit Ctrl+Q





100%








Logisim











LogiSim

The screenshot shows the LogiSim software interface. The title bar reads "Logisim: LokickoKolo1 of LogiSimVezba". The menu bar includes "File", "Edit", "Project", "Simulate", "Window", and "Help". The toolbar contains icons for file operations and simulation. The component library on the left is expanded to "Gates", and the "AND Gate" is selected. The workspace grid shows a circuit diagram with two OR gates and one AND gate. Red arrows indicate the connection from the OR gates to the AND gate. The component selection table at the bottom is highlighted with a blue box.

Selection: AND Gate	
Facing	East
Data Bits	1
Gate Size	Medium
Number Of Inputs	2
Output Value	2
Label	3
Label Font	4
Negate 1 (Top)	5
Negate 2 (Bottom)	6
	7
	8
	9

100%

Windows taskbar at the bottom shows the Start button, taskbar icons for LogiSim, File Explorer, Calculator, Internet Explorer, Firefox, and PowerPoint. The system tray on the right shows the date and time: "ENG 2:57 PM 8/18/2015".

Logisim: Lc


File Edit Project Simulate Window Help

LogiSimVezba*


- LokickoKolo1
- LogickoKolo2
- LogickoKolo3
- Wiring
 - Splitter
 - Pin
 - Probe
 - Tunnel
 - Pull Resistor
 - Clock
 - Constant
 - Power
 - Ground
 - Transistor
 - Transmission Gate
 - Bit Extender
- Gates
- Plexers
- Arithmetic
- Memory

Selection: Pin

Facing	South
Output?	No
Data Bits	1
Three-state?	No
Pull Behavior	Unchanged
Label	x2
Label Location	North
Label Font	SansSerif Plain 12



- LogiSimVezba*
- LogickoKolo1
- LogickoKolo2
- LogickoKolo3
- Wiring
 - Splitter
 - Pin
 - Probe
 - Tunnel
 - Pull Resistor
 - Clock
 - Constant
 - Power
 - Ground
 - Transistor
 - Transmission Gate
 - Bit Extender
- Gates
- Plexers
- Arithmetic




Selection: Pin

Facing	West
Output?	Yes
Data Bits	1
Three-state?	Yes
Pull Behavior	Unchanged
Label	y
Label Location	East
Label Font	SansSerif Plain 12




- LogiSimVezba*
- ├── LokickoKolo1
- ├── LokickoKolo2
- ├── LokickoKolo3
- ├── Wiring
- ├── Gates
- ├── Plexers
- ├── Arithmetic
- ├── Memory
- ├── Input/Output
- └── Base






- LogiSimVezba*
- LogickoKolo1
- LogickoKolo2
- LogickoKolo3
- Wiring
- Gates
- Plexers
- Arithmetic
- Memory
- Input/Output
- Base







- LogiSimVezba*
- LokickoKolo1
- LogickoKolo2
- LogickoKolo3
- Wiring
- Splitter
- Pin
- Probe
- Tunnel
- Pull Resistor
- Clock
- Constant
- Power
- Ground
- Transistor
- Transmission Gate
- Bit Extender
- Gates
- Plexers
- Arithmetic







Selection: Probe	
Facing	South
Radix	Binary
Label	
Label Location	West
Label Font	SansSerif Plain 12



- Add Circuit...
- Load Library
- Unload Libraries...
- Move Circuit Up
- Move Circuit Down
- Set As Main Circuit
- Remove Circuit
- Revert To Default Appearance
- View Toolbox
- View Simulation Tree
- Edit Circuit Layout
- Edit Circuit Appearance
- Analyze Circuit
- Get Circuit Statistics
- Options...



Circuit: LokickoKolo1	
Circuit Name	LokickoKolo1
Shared Label	
Shared Label Facing	East
Shared Label Font	SansSerif Plain 12



Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

Output:


Format:

		x2	
		0	1
x1	0	1	0
	1	0	1

$\overline{x1} \overline{x2} + x1 x2$

Set As Expression

Build Circuit



fminDNF

Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

Output:


Format:

		x2	
		0	1
x1	0	1	0
	1	0	1





$(x1 + \overline{x2}) (\overline{x1} + x2)$


Set As Expression

Build Circuit



fminKNF








- LogiSimVezba
 - LogickoKolo1
 - LogickoKolo2
 - LogickoKolo3
 - LogickoKolo4**
 - Wire
 - Gate
 - Pin
 - Attribute
 - Memory
 - Input
 - Basic

- Edit Circuit Layout
- Edit Circuit Appearance
- Analyze Circuit**
- Get Circuit Statistics
- Set As Main Circuit
- Remove Circuit



Circuit: LogickoKolo4

Circuit Name	LogickoKolo4
Shared Label	
Shared Label Facing	East
Shared Label Font	SansSerif Plain 12

100%

Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

x1	x2	x3	x4	y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Build Circuit

Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

Output:

Format:


x3, x4


	00	01	11	10
x1, x2	00	1 0	1 0	
01	0	1 0	1 1	
11	1	0	1 0	
10	0	1 0	1	


$$\overline{x1} \overline{x2} \overline{x3} \overline{x4} + \overline{x1} \overline{x2} x3 x4 + \overline{x1} x2 \overline{x3} \overline{x4} + \overline{x1} x2 x3 \overline{x4} + \overline{x1} x2 \overline{x3} x4 + \overline{x1} x2 x3 x4 + x1 \overline{x2} \overline{x3} \overline{x4} + x1 \overline{x2} x3 \overline{x4} + x1 \overline{x2} \overline{x3} x4 + x1 \overline{x2} x3 x4 + x1 x2 \overline{x3} \overline{x4} + x1 x2 \overline{x3} x4 + x1 x2 x3 \overline{x4} + x1 x2 x3 x4$$

Set As Expression

Build Circuit







highest precedence ~ ! ' **NOT**

(none) & && **AND**

^ **XOR**

lowest precedence + | || **OR**

Combinational Analysis

Simulate Window Help

Expression Minimized

Output: y

$$\overline{x_1} x_2 + x_1 x_2 \overline{x_3}$$

NOT x1 AND x2 OR x1 AND x2 AND NOT x3

Clear

Revert

Enter

Build Circuit

highest precedence ~ ! ' NOT

(none) & && AND

^ XOR

lowest precedence + | || OR

Combinational Analysis

Simulate Window Help

Expression Minimized

Output: y

$$\overline{x_1} x_2 + x_1 x_2 \overline{x_3}$$

`~x1 x2 + x1 x2 ~x3`

Clear

Revert

Enter

Build Circuit

Combinational Analysis

File Edit Project Simulate Window Help

Inputs Outputs Table Expression Minimized

x1	x2	x3	y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0


Build Circuit

The screenshot shows the 'Combinational Analysis' window in LogicMin. The window has a menu bar with 'File', 'Edit', 'Project', 'Simulate', 'Window', and 'Help'. Below the menu bar are tabs for 'Inputs', 'Outputs', 'Table', 'Expression', and 'Minimized'. The 'Table' tab is active, displaying a truth table for three variables: x_1 , x_2 , and x_3 . The output is y . The truth table is as follows:

		x_2, x_3			
		00	01	11	10
x_1	0	0	0	1	1
	1	0	0	0	1

Below the truth table, the minimized Boolean expression is shown: $\overline{x_1} x_2 + x_2 \overline{x_3}$. A 'Set As Expression' button is located below the expression. At the bottom of the window, a 'Build Circuit' button is circled in red.


Build Circuit ✕


 Destination Project: LogiSimVezba ▾


Circuit Name: LogickoKolo5


Use Two-Input Gates Only





Use NAND Gates Only




















$$F = A - B = A + (-B) = A + \overline{(-B)} = A + \overline{B} + 1$$



$$F = A - 1 = A + (-1) = A + \overline{(-1)}^2 = A + \overline{00000001} + 1 = A + 11111110 + 1 = A + 11111111$$



Logisim: primer5 flip flopovi of LogiSimStrucnoUsavrsavanje

File Edit Project Simulate Window Help

Simulation Enabled Ctrl+E

Step Simulation Ctrl+I

Go Out To State

Go In To State

Ticks Enabled Ctrl+K

Logging...

primer2R Zula
primer2R NI r
primer2R 2 ul
primer2R NI r
primer3 deko
primer3 mu
primer3 de
primer3 kod
primer3 kob
primer3 komb
primer4 sabir
primer4 oduzimanje preko 8-razrednog sal
primer4 inkrementovanje preko 8-razrednc
primer4 dekrementovanje preko 8-razredn
primer4 komparator preko 8-razrednog sal
primer5 flip flopovi
primer6 sekvencijalna mreza
primer6 brojac
primer6 registri

Pin

Facing	East
Output?	No
Data Bits	1
Three-state?	No
Pull Behavior	Unchanged
Label	R
Label Location	West
Label Font	SansSerif Plain 12

100%


Q D0
Q T0
Q K0
Q R0

Sd Rd
Sd Rd
Sd Rd
Sd Rd


J
K
S
R

C

6:20 PM
8/20/2015




- primer2R NI minKNF
- primer3 dekodier
- primer3 multiplexer
- primer3 demultiplexer
- primer3 koder
- primer3 kob mreza od prethodnih modula
- primer3 kombinaciona mreza sa modulima
- primer4 sabiranje preko 8-razrednog sabir
- primer4 oduzimanje preko 8-razrednog sal
- primer4 inkrementovanje preko 8-razrednc
- primer4 dekrementovanje preko 8-razredn
- primer4 komparator preko 8-razrednog sal
- primer5 flip flopovi
- primer6 sekvencijalna mreza
- primer6 brojac**
- primer6 registri
- primer6 pomeracki registri
- primer7 RAM memorije
- Wiring




Counter	
Data Bits	4
Maximum Value	0xf
Reason on Overflow	Wrap around
Trigger	Rising Edge
Label	
Label Font	SansSerif Plain 12

inkrementirajuci brojac

File Edit Project Simulate Window Help



- primer2R NI minKNF
- primer3 dekodier
- primer3 multiplekser
- primer3 demultiplekser
- primer3 koder
- primer3 kob mreza od prethodnih modula
- primer3 kombinaciona mreza sa modulima
- primer4 sabiranje preko 8-razrednog sabir
- primer4 oduzimanje preko 8-razrednog sal
- primer4 inkrementovanje preko 8-razrednc
- primer4 dekrementovanje preko 8-razrednc
- primer4 komparator preko 8-razrednog sal
- primer5 flip flopovi
- primer6 sekvencijalna mreza
- primer6 brojac**
- primer6 registri
- primer6 pomeracki registri
- primer7 RAM memorije
- Wiring




dekrementirajući brojač

Counter

Data Bits	4
Maximum Value	0xf
Action On Overflow	Wrap around
Trigger	Rising Edge
Label	
Label Font	SansSerif Plain 12

primer3 kombinatorna mreza sa modulima
 primer4 sabiranje preko 8-razrednog sabir
 primer4 oduzimanje preko 8-razrednog sal
 primer4 inkrementovanje preko 8-razrednc
 primer4 dekrementovanje preko 8-razredn
 primer4 komparator preko 8-razrednog sal
 primer5 flip flopovi
 primer6 sekvencijalna mreza
 primer6 brojac
 primer6 registri
 primer6 pomeracki registri
 primer7 RAM memorije

Wiring
 Gates
 Plexers
 Arithmetic
 Memory
 Input/Output
 Base




Register	
Data Bits	8
Trigger	Rising Edge
Label	R
Label Font	SansSerif Plain 12



- primer3 kombinaciona mreza sa modulima
 - primer4 sabiranje preko 8-razrednog sabir
 - primer4 oduzimanje preko 8-razrednog sal
 - primer4 inkrementovanje preko 8-razrednc
 - primer4 dekrementovanje preko 8-razredn
 - primer4 komparator preko 8-razrednog sal
 - primer5 flip flopovi
 - primer6 sekvencijalna mreza
 - primer6 brojaci
 - primer6 registri
 - primer6 pomeracki registri**
 - primer7 RAM memorije
- Wiring
 - Gates
 - Plexers
 - Arithmetic
 - Memory
 - Input/Output
 - Base

Shift Register

Data Bits	1
Number of Stages	8
Parallel Load	Yes
Trigger	Rising Edge
Label	
Label Font	SansSerif Plain 12



primer3 kombinaciona mreza sa modulima
 primer4 sabiranje preko 8-razrednog sabir
 primer4 oduzimanje preko 8-razrednog sal
 primer4 inkrementovanje preko 8-razrednc
 primer4 dekrementovanje preko 8-razredn
 primer4 komparator preko 8-razrednog sal
 primer5 flip flopovi
 primer6 sekvencijalna mreza
 primer6 brojac
 primer6 registri
 primer6 pomeracki registri
 primer7 RAM memorije

Wiring
 Gates
 Plexers
 Arithmetic
 Memory
 Input/Output
 Base

RAM

Address Bit Width	4
Data Bit Width	8
Data Interface	Separate load and store...

