




Simulacija rada logickog kola

Otvorimo novi projekata, izaberemo Schematic



Izaberemo simulaciju jednostavnog AND kola





Dodamo ulaze i izlaz

ISE Project Navigator (P.20131013) - C:\Projekti\2016\xilinx\Diode\Simulacija_IO\Simulacija_IO.xise - [Logicko_kolo.sch*]

File Edit View Project Source Process Add Tools Window Layout Help

Options

Select Options

When you click on a branch:
 Select the entire branch
 Select the line segment

When you move an object:
 Keep the connections to other objects
 Break the connections to other objects

When you use the area select tool, select the objects that:
 Are enclosed by the area
 Intersect the area


When you use the area select tool, select:
 Objects including attribute windows
 Objects excluding attribute windows


Logicko_kolo.sch*

Console


```
Process "Creating Schematic" completed successfully
Started : "Launching Schematic Editor to edit Logicko_kolo.sch".
```

Console Errors Warnings Find in Files Results [1016,968]





Desni klik na IO, izaberemo Rename I ulazima dodelimo ime A I B, a izlazu Y



ISE Project Navigator (P.20131013) - C:\Projekti\2016\xilinx\Diode\Simulacija_IO\Simulacija_IO.xise - [Logicko_kolo.sch*]

File Edit View Project Source Process Add Tools Window Layout Help

Options

Select Options

When you click on a branch:
 Select the entire branch
 Select the line segment

When you move an object:
 Keep the connections to other objects
 Break the connections to other objects

When you use the area select tool, select the objects that:
 Are enclosed by the area
 Intersect the area

When you use the area select tool, select:
 Objects including attribute windows
 Objects excluding attribute windows


Libraries Symbols Options Logicko_kolo.sch* Console

Process "Creating Schematic" completed successfully
Started : "Launching Schematic Editor to edit Logicko_kolo.sch".


Console Errors Warnings Find in Files Results [1636,912]

```
graph LR; A[A] --> AND[AND2]; B[B] --> AND; AND --> Y[Y]
```


Klik na logicko kolo, pa New Source...



Selektujemo Verilog Test Fixture, dodlimo ime na primer test_simulacija



Klik na Finish



Otvara se fajl u kome definisemo ulaze

The screenshot shows the Xilinx ISE Project Navigator interface. The title bar indicates the project is named 'ISE Project Navigator (P.20131013) - C:\Projekti\2016\xilinx\Diode\Simulacija_IO\Simulacija_IO.xise - [test_simulacija.v]'. The menu bar includes File, Edit, View, Project, Source, Process, Tools, Window, Layout, and Help. The toolbar contains various icons for file operations. The left sidebar shows the 'Design' view with 'Implementation' selected, displaying a hierarchy tree under 'Behavioral' that includes 'Simulacija_IO', 'xc3s1200e-5fg320', and 'Logicko_kolo_Logicko_kolo_sch_tb'. A message in the center states 'No single design module is selected.' Below it is a section for 'Design Utilities'. The main workspace displays a Verilog code editor with the file 'test_simulacija.v' open. The code defines a test bench for a logic gate. The code is as follows:

```
1 // Verilog test fixture created from schematic C:\Projekti\2016\xilinx\Diode\Simulacija_IO\Logicko_kolo.sch - Fr
2
3 `timescale 1ns / 1ps
4
5 module Logicko_kolo_Logicko_kolo_sch_tb();
6
7 // Inputs
8 reg A;
9 reg B;
10
11 // Output
12 wire Y;
13
14 // Bidirs
15
16 // Instantiate the UUT
17 Logicko_kolo UUT (
18     .A(A),
19     .B(B),
20     .Y(Y)
21 );
22 // Initialize Inputs
23 `ifdef auto_init
24     initial begin
25         A = 0;
26         B = 0;
27     `endif
28 endmodule
```

The bottom status bar shows 'Ln1 Col1 Verilog'.

Selektujemo i obrisemo definisano stanje

The screenshot shows the ISE Project Navigator interface with a Verilog testbench script open in the editor.

Project Hierarchy:

- Design View: Implementation
- Hierarchy:
 - Simulacija_IO
 - xc3s1200e-5fg320
 - Logicko_kolo_Logicko_kolo_sch_tb

Editor Content (test_simulacija.v):

```
2 `timescale 1ns / 1ps
3
4 module Logicko_kolo_Logicko_kolo_sch_tb();
5
6 // Inputs
7 reg A;
8 reg B;
9
10 // Output
11 wire Y;
12
13 // Bidirs
14
15 // Instantiate the UUT
16 Logicko_kolo UUT (
17     .A(A),
18     .B(B),
19     .Y(Y)
20 );
21
22 // Initialize Inputs
23 `ifndef auto_init
24     initial begin
25         A = 0;
26         B = 0;
27     `endif
28 endmodule
29
```

Console Output:

```
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Launching ISE Text Editor to edit test_simulacija.v".
```

Status Bar:

Ln 23 Col 3 Verilog

Unutar initial begin | end definisemo ulaze

The screenshot shows the Xilinx ISE Project Navigator interface. The top menu bar includes File, Edit, View, Project, Source, Process, Tools, Window, Layout, and Help. The left sidebar displays the project hierarchy under the 'Design' tab, showing a 'Behavioral' view with a tree structure for 'Simulacija_IO' and 'xc3s1200e-5fg320'. The main workspace contains a Verilog code editor with the file 'test_simulacija.v*' open. The code defines a test bench module 'Logicko_kolo_Logicko_kolo_sch_tb()' that instantiates a UUT ('Logicko_kolo') and provides initial values for its inputs 'A' and 'B' using an 'initial begin | end' block. The bottom status bar indicates the code is in Verilog mode.

```
1 // Verilog test fixture created from schematic C:\Projekti\2016\xilinx\Diode\Simulacija_IO\Simulacija_IO.xise - [test_simulacija.v]
2
3 `timescale 1ns / 1ps
4
5 module Logicko_kolo_Logicko_kolo_sch_tb();
6
7 // Inputs
8 reg A;
9 reg B;
10
11 // Output
12 wire Y;
13
14 // Bidirs
15
16 // Instantiate the UUT
17 Logicko_kolo UUT (
18     .A(A),
19     .B(B),
20     .Y(Y)
21 );
22 // Initialize Inputs
23 initial begin
24     |
25 end
26
27
28 endmodule
```

test_simulacija.v*

Console

INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Launching ISE Text Editor to edit test_simulacija.v".

Console Errors Warnings Find in Files Results

Ln 24 Col 3 Verilog

ISE Project Navigator (P.20131013) - C:\Projekti\2016\xilinx\Diode\Simulacija_IO\Simulacija_IO.xise - [test_simulacija.v*]

File Edit View Project Source Process Tools Window Layout Help

Design View: Implementation Simulation

Hierarchy

- Simulacija_IO
 - xc3s1200e-5fg320
 - Logicko_kolo_Logicko_kolo_sch_tb

No Processes Running

No single design module is selected.

Design Utilities

```
1 // Verilog test fixture created from schematic C:\Projekti\2016\xilinx\Diode\Simulacija_IO\Logicko_kolo.sch - Fr
2
3 `timescale 1ns / 1ps
4
5 module Logicko_kolo_Logicko_kolo_sch_tb();
6
7 // Inputs
8 reg A;
9 reg B;
10
11 // Output
12 wire Y;
13
14 // Bidirs
15
16 // Instantiate the UUT
17 Logicko_kolo UUT (
18     .A(A),
19     .B(B),
20     .Y(Y)
21 );
22 // Initialize Inputs
23 initial begin
24     A=0;
25     B=0;
26
27
28
```

Start Design Files Libraries

Console

```
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Launching ISE Text Editor to edit test_simulacija.v".
```

Console Errors Warnings Find in Files Results

Ln 26 Col 3 Verilog

ISE Project Navigator (P.20131013) - C:\Projekti\2016\xilinx\Diode\Simulacija_IO\Simulacija_IO.xise - [test_simulacija.v*]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Behavioral

Hierarchy

- Simulacija_IO
- xc3s1200e-5fg320
- Logicko_kolo_Logicko_kolo_sch_tb

No Processes Running

No single design module is selected.

Design Utilities

```
5 module Logicko_kolo_Logicko_kolo_sch_tb();
6 // Inputs
7 reg A;
8 reg B;
9
10 // Output
11 wire Y;
12
13 // Bidirs
14
15 // Instantiate the UUT
16 Logicko_kolo UUT (
17     .A(A),
18     .B(B),
19     .Y(Y)
20 );
21 // Initialize Inputs
22 initial begin
23     A=0;
24     B=0;
25     #5;
26     A=0;
27     B=1;
28     #5;
29
30
31
32
```

Start Design Files Libraries

Console

INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Launching ISE Text Editor to edit test_simulacija.v".

Console Errors Warnings Find in Files Results

Ln 32 Col 3 Verilog

ISE Project Navigator (P.20131013) - C:\Projekti\2016\xilinx\Diode\Simulacija_IO\Simulacija_IO.xise - [test_simulacija.v*]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Behavioral

Hierarchy

- Simulacija_IO
 - xc3s1200e-5fg320
 - Logicko_kolo_Logicko_kolo_sch_tb

No Processes Running

No single design module is selected.

Design Utilities

Start Design Files Libraries

Console

INFO:ProjectMgmt - Parsing design hierarchy completed successfully.


Started : "Launching ISE Text Editor to edit test_simulacija.v".

Console Errors Warnings Find in Files Results

Ln 40 Col 3 Verilog

```
13 // Bidirs
14 // Instantiate the UUT
15 Logicko_kolo UUT (
16     .A(A),
17     .B(B),
18     .Y(Y)
19 );
20 // Initialize Inputs
21 initial begin
22     A=0;
23     B=0;
24     #5;
25     A=0;
26     B=1;
27     #5;
28     A=1;
29     B=0;
30     #5;
31     A=1;
32     B=1;
33     #5;
34     A=1;
35     B=1;
36     #5;
37     A=1;
38     B=1;
39     #5;
40 
```

Dupli Klik na Behavioral Check Syntax




Svako stanje definisali smo da traje 5 ciklusa, 5ns, #5
Dupli klik na Simulate Behavioral Model i pokrecemo ISim

The screenshot shows the ISE Project Navigator interface with the following details:

- File Menu:** File, Edit, View, Project, Source, Process, Tools, Window, Layout, Help.
- Design View:** Implementation, Simulation (selected).
- Hierarchy:** Simulacija_IO > xc3s1200e-5fg320 > Logicko_kolo_Logicko_kolo_sch_tb > UUT - Logicko_kolo (Logicko_kolo).
- Processes:** Logicko_kolo_Logicko_kolo_sch_tb > ISim Simulator > Behavioral Check Syntax (green checkmark) > Simulate Behavioral Model (highlighted in blue).
- Code Editor:** A Verilog testbench script named `test_simulacija.v` containing the following code:

```
17     Logicko_kolo UUT (
18         .A(A),
19         .B(B),
20         .Y(Y)
21     );
22     // Initialize Inputs
23
24     initial begin
25         A=0;
26         B=0;
27         #5;
28
29         A=0;
30         B=1;
31         #5;
32
33         A=1;
34         B=0;
35         #5;
36
37         A=1;
38         B=1;
39         #5;
40
41     end
42
43
44 endmodule
```
- Console Output:** ISim simulation engine GUI launched successfully
Process "Simulate Behavioral Model" completed successfully
- Status Bar:** Ln 40 Col 3 Verilog

File Edit View Simulation Window Layout Help



Instances and Processes ↔ □ ×

Objects ↔ □ ×

Simulation Objects for Logicko_kolo_L...



Object Name Value

Object Name	Value
Y	1
A	1
B	1

Instance and Process Name

- Logicko_kolo_Logicko_kolo
- glbl
- std_logic_1164
- numeric_std
- vcomponents



X1: 17.800 ns

Instances... Memory

Default.wcfg

Console

Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.

ISim>

run all

ISim>

run all


ISim>





EN



Na zoom zumiramo ulazne signale i pomeranjem klizaca pratimo stanja







Instances and Processes ↔ □ □ X



Instance and Process Name

- Logicko_kolo_Logicko_kolo
- glbl
- std_logic_1164
- numeric_std
- vcomponents

Objects ↔ □ □ X





Simulation Objects for Logicko_kolo_L...




Object Name Value

Object Name	Value
Y	1
A	1
B	1




Instanc...

Memory




Instanc...

Memory




Instanc...

Memory




Instanc...

Memory



Instanc...

Memory



Instanc...

Memory



Instanc...

Memory



Instanc...

Memory

Default.wcfg

Console

WARNING: A WEBPACK license was found.

WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.

WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.

This is a Lite version of ISim.

Time resolution is 1 ps

Simulator is doing circuit initialization process.

Finished circuit initialization process.

ISim>



File

Edit

View

Simulation

Window

Layout

Help

EN

