

ISE Project Navigator (P.20131013) - E:\fakultet\Fin\ORT_2\nedelje\Nedelja_5\vezbe\Mux_case\Mux_case.xise - [Mux_4_1_case.v*]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- Mux_case
 - xc3s1200e-5ft256
 - Mux_4_1_case (Mux_4_1_case.v)

No Processes Running

Processes: Mux_4_1_case

- Design Summary/Reports
- Design Utilities
- User Constraints
- Synthesize - XST
- Implement Design
- Generate Programming File
- Configure Target Device
- Analyze Design Using ChipScope

Mux_4_1_case.v*

```
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 /////////////////////////////////
21 module Mux_4_1_case(
22     input wire [3:0] c ,
23     input wire [1:0] s ,
24     output reg z
25 );
26
27     always @(*)
28         case(s)
29             0: z = c[0];
30             1: z = c[1];
31             2: z = c[2];
32             3: z = c[3];
33         default: z = c[0];
34     endcase
35 endmodule
36
```

Console

Started : "Launching ISE Text Editor to edit Mux_4_1_case.v".
Launching Design Summary/Report Viewer...


Console Errors Warnings Find in Files Results

Ln 34 Col 8 | Verilog

Za $4 \times 4_1$ mux moze da se kombinuje $4 \times 4_1$ mux,
probati

Koristecnjem case uslova, moze se kreirati 4×4
mux

U1



• mux44

ISE Project Navigator (P.20131013) - E:\fakultet\Fin\ORT_2\nedelje\Nedelja_5\vezbe\Mux_case\Mux_case.xise - [Mux_4_4_case.v*]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Behavioral

Hierarchy

- Mux_case
 - xc3s1200e-5ft256
 - Mux_4_1_case (Mux_4_1_case.v)
 - Mux_4_4_case (Mux_4_4_case.v)

No Processes Running

No single design module is selected.

Design Utilities

Start Design Files Libraries

Mux_4_1_case.v* Design Summary Mux_4_4_case.v*


```
7 // Design Name:  
8 // Module Name: Mux_4_4_case  
9 // Project Name:  
10 // Target Devices:  
11 // Tool versions:  
12 // Description:  
13 //  
14 // Dependencies:  
15 //  
16 // Revision:  
17 // Revision 0.01 - File Created  
18 // Additional Comments:  
19 //  
20 ///////////////////////////////  
21 module Mux_4_4_case(  
22 input wire [15:0] x ,  
23 input wire [1:0] s ,  
24 output reg [3:0] z  
25 );  
26 always @(*)  
27 case(s)  
28 0: z = x[3:0];  
29 1: z = x[7:4];  
30 2: z = x[11:8];  
31 3: z = x[15:12];  
32 default: z = x[3:0];  
33 endcase  
34
```

Console

Started : "Launching ISE Text Editor to edit Mux_4_4_case.v".
INFO:HDLCompiler:1845 - Analyzing Verilog file "E:/fakultet/Fin/ORT_2/nedelje/Nedelja_5/vezbe/Mux_case/Mux_4_4_case.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Console Errors Warnings Find in Files Results

Ln 33 Col 8 | Verilog



ISE Project Navigator (P.20131013) - E:\fakultet\Fin\ORT_2\nedelje\Nedelja_5\vezbe\Mux_case\Mux_case.xise - [Mux_4_4_sim.v]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- Mux_case
 - xc3s1200e-5ft256
 - Mux_4_1_case (Mux_4_1_case.v)
 - Mux_4_4_sim (Mux_4_4_sim.v)
 - uut - Mux_4_4_case (Mux_4_4_case.v)

No Processes Running

No single design module is selected.

Design Utilities

Start Design Files Libraries

Mux_4_1_case.v Design Summary (Implemented) Mux_4_4_case.v Mux_4_4_sim.v

```
28     reg [15:0] x;
29     reg [1:0] s;
30
31     // Outputs
32     wire [3:0] z;
33
34     // Instantiate the Unit Under Test (UUT)
35     Mux_4_4_case uut (
36         .x(x),
37         .s(s),
38         .z(z)
39     );
40
41     initial begin
42         // Initialize Inputs
43         x = 0;
44         s = 0;
45
46         // Wait 100 ns for global reset to finish
47         #100;
48
49         // Add stimulus here
50
51     end
52
53 endmodule
54
55
```

Console

INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Launching ISE Text Editor to edit Mux_4_4_sim.v".

Console Errors Warnings Find in Files Results

Ln 1 Col 1 Verilog

