



## New Project Wizard

### Create New Project

Specify project location and type.

Enter a name, locations, and comment for the project

Name:

Mux\_top

Location:

E:\fakultet\Fin\ORT\_2\nedelje\Nedelja\_5\vezbe\Mux\_top



Working Directory:

E:\fakultet\Fin\ORT\_2\nedelje\Nedelja\_5\vezbe\Mux\_top



Description:

Select the type of top-level source for the project

Top-level source type:

HDL



More Info

Next

Cancel



## New Project Wizard



### Project Settings

Specify device and project properties.

Select the device and design flow for the project

Property Name	Value
Evaluation Development Board	None Specified
Product Category	All
Family	Spartan3E
Device	XC3S1200E
Package	FT256
Speed	-5
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/> Default: Verilog
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>

More Info

Next

Cancel



## New Source Wizard

### Select Source Type

Select source type, file name and its location.

- IP (CORE Generator & Architecture Wizard)
- Schematic
- User Document
- Verilog Module
- Verilog Test Fixture
- VHDL Module
- VHDL Library
- VHDL Package
- VHDL Test Bench
- Embedded Processor

File name:

Mux\_2

Location:

kultet\Fin\ORT\_2\nedelje\Nedelja\_5\vezbe\Mux\_top



Add to project

More Info

Next

Cancel



## New Source Wizard

### Define Module

Specify ports for module.

Module name

Port Name	Direction	Bus	MSB	LSB
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		

[More Info](#)

[Next](#)

[Cancel](#)

edelje\Nedelja\_5\vezbe\Mux\_top\Mux\_top.xise - [Mux\_2.v\*]

Window Layout Help


The screenshot shows a Verilog editor interface. The main window displays the following Verilog code:

```
3 // Company:  
4 // Engineer:  
5 //  
6 // Create Date: 08:58:05 10/31/2016  
7 // Design Name:  
8 // Module Name: Mux_2  
9 // Project Name:  
10 // Target Devices:  
11 // Tool versions:  
12 // Description:  
13 //  
14 // Dependencies:  
15 //  
16 // Revision:  
17 // Revision 0.01 - File Created  
18 // Additional Comments:  
19 //  
20 ///////////////////////////////  
21 module Mux_2(  
22 input wire a ,  
23 input wire b ,  
24 input wire s ,  
25 output wire y  
);  
27  
28 assign y = ~s & a | s & b;  
29 endmodule  
30
```

The code defines a Verilog module named "Mux\_2" with three inputs (a, b, s) and one output (y). The output is assigned based on the value of "s": if "s" is 0, the output is "a"; if "s" is 1, the output is "b". The code is annotated with numerous comments explaining the creation date, design name, module name, project name, target devices, tool versions, and additional comments.

edit Mux\_2.v".


sults



s	a	b	y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

```

if (s == 0)
    y = a;
else
    y = b;
```




s	a	b	y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

```

if (s == 0)
    y = a;
else
    y = b;

```



File Tools Window Layout Help


The screenshot shows a Verilog editor interface with the following details:

- Title Bar:** \Fin\ORT\_2\nedelje\Nedelja\_5\vezbe\Mux\_top\Mux\_top.xise - [Mux\_if.v\*]
- Menu Bar:** File Tools Window Layout Help
- Toolbar:** Includes icons for file operations (New, Open, Save, Print, Find, Replace, Copy, Paste, Cut, Undo, Redo), simulation (Run, Stop, Step, Scope, Waveform), and design (Design Summary, Synthesis, Implementation).
- Left Panel:** Shows a hierarchical tree view of the project structure.
- Right Panel:** Displays the Verilog code for the module `Mux_if`. The code defines a module with three inputs (`a`, `b`, `s`) and one output (`y`). The output `y` is assigned based on the value of `s`: if `s == 0`, `y = a`; otherwise, `y = b`. A note in the code indicates that `y` is a register type, so it is marked with the `always` keyword.
- Bottom Tab Bar:** Shows tabs for `Mux_2.v*`, `Design Summary`, and `Mux_if.v*`.

gn hierarchy completed successfully.

Editor to edit `Mux_if.v`.

Find in Files Results





New Source Wizard

## Select Source Type

Select source type, file name and its location.

- BMM File
- ChipScope Definition and Connection File
- Implementation Constraints File
- IP (CORE Generator & Architecture Wizard)
- MEM File
- Schematic
- User Document
- Verilog Module
- Verilog Test Fixture
- VHDL Module
- VHDL Library
- VHDL Package
- VHDL Test Bench
- Embedded Processor

File name:

Mux\_if\_top

Location:

kultet\Fin\ORT\_2\nedelje\Nedelja\_5\vezbe\Mux\_top



Add to project

More Info

Next

Cancel

ISE Project Navigator (P.20131013) - E:\fakultet\Fin\ORT\_2\nedelje\Nedelja\_5\vezbe\Mux\_top\Mux\_top.xise - [Mux\_if\_top.v]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Behavioral

Hierarchy

- Mux\_top
  - xc3s1200e-5ft256
    - Mux\_2 (Mux\_2.v)
    - Mux\_if\_top (Mux\_if\_top.v)

No Processes Running

Processes: Mux\_if\_top

- ISim Simulator

```
19 //////////////////////////////////////////////////////////////////
20 module Mux_if_top(
21   input wire s,
22   input wire [3:0] a,
23   input wire [3:0] b,
24   output wire [3:0] y
25 );
26
27   Mux_if U1
28   ( .a(a[3]),
29   .b(b[3]),
30   .s(s),
31   .y(y[3])
32 );
33   Mux_if U2
34   ( .a(a[2]),
35   .b(b[2]),
36   .s(s),
37   .y(y[2])
38 );
39   Mux_if U3
40   ( .a(a[1]),
41   .b(b[1]),
42   .s(s),
43   .y(y[1])
44 );
45   Mux_if U4
```

Start Design Files Libraries

Console

```
Total time: 1 secs
Process "Generate Post-Place & Route Static Timing" completed successfully
```

Console Errors Warnings Find in Files Results

Ln 46 Col 2 Verilog

Desni klik, Set as Top Module  
Klik na Implement Top Module, zelena strelica

```
module Mux_if_top(  
    input wire s,  
    input wire [3:0] a,  
    input wire [3:0] b,  
    output wire [3:0] y  
);
```

```
Mux_if U1  
( .a(a[3]),  
  .b(b[3]),  
  .s(s),  
  .y(y[3])  
);
```

```
Mux_if U2  
( .a(a[2]),  
  .b(b[2]),  
  .s(s),  
  .y(y[2])  
);
```

```
Mux_if U3  
( .a(a[1]),  
  .b(b[1]),  
  .s(s),  
  .y(y[1])  
);  
Mux_if U4  
( .a(a[0]),  
  .b(b[0]),  
  .s(s),  
  .y(y[0])  
);
```

```
endmodule
```

ISE Project Navigator (P.20131013) - E:\fakultet\Fin\ORT\_2\nedelje\Nedelja\_5\vezbe\Mux\_top\Mux\_top.xise - [Mux\_if\_top\_sim.v\*]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Behavioral

Hierarchy

- Mux\_top
  - xc3s1200e-5ft256
    - Mux\_2 (Mux\_2.v)
    - Mux\_if\_top\_sim (Mux\_if\_top\_sim.v)

No Processes Running

No single design module is selected.

Design Utilities

Start Design Files Libraries

Mux\_2.v Design Summary (Implemented) Mux\_if.v Mux\_if\_top.v Mux\_if\_top\_sim.v\*

Console

INFO:ProjectMgmt - Parsing design hierarchy completed successfully.

Started : "Launching ISE Text Editor to edit Mux\_if\_top\_sim.v".

Console Errors Warnings Find in Files Results

```
30     reg [3:0] b;
31
32 // Outputs
33 wire [3:0] y;
34
35 // Instantiate the Unit Under Test (UUT)
36 Mux_if_top uut (
37     .s(s),
38     .a(a),
39     .b(b),
40     .y(y)
41 );
42
43 initial begin
44     // Initialize Inputs
45     s = 0;
46     a = 0;
47     b = 0;
48
49     // Wait 100 ns for global reset to finish
50     #100;
51
52     s = 3;
53     a = 5;
54     b = 7;
55
56     // Wait 100 ns for global reset to finish
57     #100;
```

Ln 54 Col 12 Verilog

