| Project Statistics |
| PROP_Enable_Message_Filtering=false |
PROP_FitterReportFormat=HTML |
| PROP_LastAppliedGoal=Balanced |
PROP_LastAppliedStrategy=Xilinx Default (unlocked) |
| PROP_ManualCompileOrderImp=false |
PROP_PropSpecInProjFile=Store all values |
| PROP_Simulator=ISim (VHDL/Verilog) |
PROP_SynthTopFile=changed |
| PROP_Top_Level_Module_Type=Schematic |
PROP_UseSmartGuide=false |
| PROP_UserConstraintEditorPreference=Text Editor |
PROP_intProjectCreationTimestamp=2017-04-04T09:58:11 |
| PROP_intWbtProjectID=57837F771B6F43FA8AAE48EAB4B3A723 |
PROP_intWbtProjectIteration=1 |
| PROP_intWorkingDirLocWRTProjDir=Same |
PROP_intWorkingDirUsed=No |
| PROP_lockPinsUcfFile=changed |
PROP_AutoTop=true |
| PROP_DevFamily=Spartan3E |
PROP_DevDevice=xc3s1200e |
| PROP_DevFamilyPMName=spartan3e |
PROP_DevPackage=fg320 |
| PROP_Synthesis_Tool=XST (VHDL/Verilog) |
PROP_DevSpeed=-5 |
| PROP_PreferredLanguage=Verilog |
FILE_SCHEMATIC=1 |
| FILE_UCF=1 |